Skip to main content

Announcements

Wednesday, Apr 14, 2021

Register for OpenHW TV S2 E04: Software Task Group Project Updates

Get the lowdown on some of the key projects spearheaded by the OpenHW Software Task Group, led by Jeremy Bennett (at Embecosm). The webinar, with a live Q&A session, is being broadcast live on Thursday, April 22 at 11am EST.

Tuesday, Mar 9, 2021

OpenHW Group and Mitacs announce OpenHW Accelerate

Today, OpenHW Group and Mitacs announced OpenHW Accelerate, a $22.5M multi-year co-funded research program, the world’s first open-source hardware research program of its kind. OpenHW Accelerate will drive research in next generation of class-leading open-source processors, architectures and support software for embedded AI and machine learning (ML) applications, among other future energy-intensive computing requirements. OpenHW Group, the global not-for-profit organization set up to facilitate collaboration in the design and development of open-source cores, related IP and software tools, teamed up with Mitacs, a not-for-profit organization supporting research within Canadian and International academic institutions to create the innovative OpenHW Accelerate program.

Friday, Feb 26, 2021

OpenHW Group is participating at the virtual embedded world, March 1 – 5 2021 (Germany)

Wednesday Mar 3, 2021, 17:40 - 17:50 CET CORE-V: Industrial Grade, Open Source RISC-V Cores Exhibitor’s Forum 1 Speaker: Rick O’Connor, OpenHW Group Thursday Mar 4, 2021, 11:00 - 11:30 CET RISC-V with OpenHW Roundtable Roundtable with OpenHW Group Friday Mar 5, 2021, 11:30 - 12:00 CET Session on System-on-Chip: Core Integration & Tools Leveraging RISC-V Technology for Industry Use Speakers: Robert Oshana, Vice President, NXP & Rick O’Connor, OpenHW Group

Tuesday, Feb 9, 2021

OpenHW TV S2 E02: What do you gain from the OpenHW ecosystem?

The fast-growing, open-source OpenHW ecosystem will be explored in our next episode of OpenHW TV. OpenHW Group is at the heart of a mainstream shift to open-source processors, bringing many benefits to silicon manufacturers and technology partners. In this episode OpenHW IP adopters will highlight key drivers for their engagement in the OpenHW community. Rick O’Connor (President and CEO) and Duncan Bees (Director, Technical Programs) from OpenHW Group are joined by:

Monday, Feb 8, 2021

OpenHW Group at the virtual DVCon, March 1 – 4 2021

Presentation: ‘Jump start your RISC-V project with OpenHW’ The OpenHW Group are joined by Imperas, Futurewei, Silicon Labs and EM Microelectronic. This paper will address the verification methodology adopted by the OpenHW Verification Task Group to assure commercial standards for quality. Attendees will obtain the ability to use the OpenHW verification environment as a baseline to design and verify a custom RISCV core with their own value-add features. About DVCon 2021 For more information, visit the event website

Thursday, Dec 10, 2020

CORE-V CVE4 RTL Freeze Milestone Achieved

The OpenHW CV32E40P RISC-V core is the first open-source core for high-volume chips verified with the state-of-the-art process required for high-integrity, commercial SoCs. The RTL Freeze milestone was achieved with OpenHW ecosystem contributors working collaboratively using CORE-V-VERIF, an OpenHW Group project to develop, deploy, and execute pre-silicon functional verification of the OpenHW Group’s CORE-V family of RISC-V cores. The CVE4, which is part of the CORE-V open-source IP family, matches the quality of IP offered by established commercial providers and is verified with state-of-the-art, auditable flows.

Wednesday, Jul 1, 2020

OpenHW TV Episode 2 register now - The CORE-V family of RISC-V cores

The next episode of OpenHW TV will stream live on Thursday 16th July at 11am EST / 8am PST / 4pm BST. REGISTER HERE: https://bit.ly/2ZvxsmZ In this episode we look at highlights of the OpenHW Group CORE-V family of RISC-V cores, focusing on the CVE4 and CVA6 cores, an update of their current status within the OpenHW Group and how new contributors can participate in the development of these cores.

Monday, Jun 29, 2020

OpenHW TV Episode 1 now available on-demand

We live-streamed a world class first episode of OpenHW TV on 18th June and even exceeded our registration numbers, as guest presenters from Metrics and Imperas highlighted the open source CORE-V processor IP design verification plan. Our live Q&A session at the end with panellists from OpenHW Group including the Co-Chairs of our Verification Task Group was extremely popular and provoked some great discussion. If you missed it, you can access the entire recording here:

Friday, Jun 5, 2020

OpenHW Group announces OpenHW TV live online events

We’re excited to announce our latest initiative to help us amplify the value of open source processor IP – OpenHWTV. It’s a series of online events that look at the barriers to adoption of opensource IP and in each episode, we delve a little deeper into different areas with help from our 45+ members. In the first episode, which airs on 18th June @ 11am EST, we look at the importance of verification with guest presenters from Imperas, a leader in virtual platforms and high-performance software simulation and Metrics, the first true cloud-based platformfor ASIC and complex FPGA design verification.

Monday, Feb 24, 2020

OpenHW Group celebrates rapid growth to 40+ members and new open-source processor implementations less than a year after launch

Member organisation for collaboration, ecosystem development and open-source processor cores grows at pace.

Back to the top