For more information on joining an OpenHW Group project, please refer to the registration page. To view current members of the OpenHW Group, please refer to the Explore our Members page.
System Verilog RTL source code for the CORE-V Family of RISC-V cores.
View the repositoryDesign, Verification and Platform documentation for the CORE-V family of RISC-V cores.
View the repositoryFunctional verification project for the CORE-V family of RISC-V cores.
View the repositoryOpenHW Group
2934 Baseline Road, Suite 202, Ottawa, ON, Canada K2H 1B2